

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/671,065	09/28/2000	Michael Anthony Perez	AUS9-2000-0452-US1	7603
35525	7590 09/16/2003		•	
DUKE W. YEE			EXAMINER	
CARSTENS, YEE & CAHOON, L.L.P. P.O. BOX 802334			VO, TIM T	
DALLAS, TX 75380			ART UNIT	PAPER NUMBER
			2189	
			DATE MAILED: 09/16/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

	" <u>. </u>		_	3
		Application No.	pplicant(s)	
£.		09/671,065	PEREZ, MICHAEL	ANTHONY
Office A	Action Summary	Examiner	Art Unit	
		Tim T. Vo	2189	
	IG DATE of this communication		heet with th correspondence ad	dress
THE MAILING DA - Extensions of time may after SIX (6) MONTHS - If the period for reply s - If NO period for reply is - Failure to reply within t - Any reply received by t		ON. FR 1.136(a). In no event, howeve on. a reply within the statutory minim eriod will apply and will expire SIX statute, cause the application to be	r, may a reply be timely filed um of thirty (30) days will be considered timely (6) MONTHS from the mailing date of this co	
Status	asimoni. 655 67 67 11 1175 (b).			
1)⊠ Responsiv	e to communication(s) filed on	<u>30 June 2003</u> .		
2a)☐ This action	is FINAL . 2b)⊠	This action is non-fina	ıl.	
			nal matters, prosecution as to th	e merits is
Closed in a Disposition of Claim	ccordance with the practice u s	nder <i>Ex parte Quayle</i> , 19	935 C.D. 11, 453 O.G. 213.	
4)⊠ Claim(s) <u>1-</u>	<u>5 and 7-28</u> is/are pending in the	ne application.		
4a) Of the a	oove claim(s) is/are with	hdrawn from considerati	on.	
5)☐ Claim(s)	is/are allowed.			
6)⊠ Claim(s) <u>1-</u>	5 and 7-28 is/are rejected.			
7) Claim(s)	is/are objected to.			
8) Claim(s) Application Papers	are subject to restriction a	ind/or election requirem	ent.	
9)☐ The specifica	ation is objected to by the Exa	miner.	_	
10)☐ The drawing	(s) filed on is/are: a)	accepted or b)☐ objected	to by the Examiner.	
Applicant m	nay not request that any objection	to the drawing(s) be held	in abeyance. See 37 CFR 1.85(a).	
11)☐ The propose	d drawing correction filed on _	is: a)∏ approved	b) disapproved by the Examine	er.
If approved	, corrected drawings are required	in reply to this Office actio	n.	
12)☐ The oath or o	declaration is objected to by th	e Examiner.		
Priority under 35 U.S	S.C. §§ 119 and 120			
13)☐ Acknowledg	ment is made of a claim for fo	reign priority under 35 l	J.S.C. § 119(a)-(d) or (f).	
a)	Some * c) None of:			
1.☐ Certif	ied copies of the priority docu	ments have been receiv	ed.	
2.☐ Certif	ied copies of the priority docu	ments have been receiv	ed in Application No	
a	es of the certified copies of the pplication from the Internation hed detailed Office action for a	al Bureau (PCT Rule 17		Stage
		_	U.S.C. § 119(e) (to a provisional	application).
	nslation of the foreign languag nent is made of a claim for do	· ·		
Attachment(s)		, , , , , , , , , , , , , , , , , , , ,	•••	
	s Cited (PTO-892) on's Patent Drawing Review (PTO-94 re Statement(s) (PTO-1449) Paper N	8) 5) 🔲 N	nterview Summary (PTO-413) Paper No lotice of Informal Patent Application (PTo ther:	
U.S. Patent and Trademark Office PTOL-326 (Rev. 04-01)	Off	ice Action Summary	Part o	f Paper No. 6

ar



Application/Control Number: 09/671,065

Art Unit: 2189

Response to Arguments

1. Applicant's arguments with respect to claims 1-7,15-19 and 22-26 have been considered but are most in view of the new ground(s) of rejection.

Response to Amendment

2. Applicant amendment to replace the phrase "bus bridge" with "peripheral component interconnect to peripheral component interconnect bridge" through out the claims. This limitation "peripheral component interconnect to peripheral component interconnect bridge" does not over Anderson. Column 2 line 17, Anderson cited that the bus bridge is "A Peripheral Component Interconnect or PCI Host bridge". This citation clearly indicated that the bridge could be either a pci to pci bridge or host bridge.

Part III DETAILED ACTION

Notice to Applicant(s)

This application has been examined. Claims 1-28 are pending.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. § 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

Art Unit: 2189

- 3. Claims 1-5, 7-28 are rejected under 35 U.S.C. § **102**(e) as being anticipated by Anderson et al. patent number 6,338,119 referred hereinafter "Anderson".
- 4. As for claims 1, 15 and 22, Anderson teaches a method for ensuring that data transferring between a bridge and I/O devices (see figure 1, bridge 108, cache 109, wherein cache 109 is located inside of the bridge and figure 4 step 406 and column 7 lines 8-10 and column 7 lines 45-49, wherein figure 1 discloses I/O devices 118, 120 which are communicating with symmetric multi-processors (SMP) 102 via bridge 108 and vice versa for the SMP to communicate with the I/O devices 118, 120. Further, bridge 108 maintains cache 109 coherency as cited in column 4 lines 63-67 and column 2 line 17 cited wherein the bridge 108 is a PCI to PCI bridge), the method comprising:

monitoring signals from a host bridge for an indication of the state of the data within the cached memory (see figure 1, PCI to PCI bridge108, cache 109, figure 4 step 406 and 7 lines 6-10, wherein the PCI to PCI bridge determined whether cache 109 is valid or invalid); and

responsive to a determination that data in a portion of the cached memory is stale, clearing at least the portion of the cached memory containing the stale data (see column 4 lines 63-67 and column 5 lines 27-33, wherein one of the embodiment, Anderson teaches the PCI to PCI bridge maintains cache coherency across L1/L2 caches and cache 109 by clearing buffer memory in cache 109 to make room for new data).

As for claims 2, 16 and 23, Anderson teaches retrieving updated data corresponding to the stale data (see column 5 lines 22-55, wherein cache coherency is



Application/Control Number: 09/671,065

Art Unit: 2189

updated by 4K page buffer); and storing the updated data in the cached memory (see column 5 lines 28-34, wherein old data in the cache is deleted to make room for new data to be stored).

As for claims 3, 17 and 24, Anderson teaches wherein the signals are sideband signals (see figure 1 buses 112, 116, wherein each buses comprises side band signals).

As for claims 4-5, 18-19 and 25-26, Anderson teaches wherein the signals indicate which pages within the cached memory are stale, and only those pages within the cached memory that are state are discarded (see column 5 lines 22-55, wherein the cache coherency is updated by 4K page buffer and stale data are deleted to make room for new data).

As for claim 7, Anderson teaches wherein the host bridge is a peripheral component interconnect bridge (see figure 1, PCI to PCI bridge108).

As for claims 8, 20 and 27, Anderson teaches a method of providing data to an I/O adapter from a bus bridge (see figure 1, bus bridge 108, I/O devices 118, 120 and column 5 lines 8-11, wherein the bus bridge 108 are transferring data to the I/O devices 118, 120 via a conventional adapter), the method comprising:

receiving a request for data form the I/O adapter (see figure 1, bridge 108 and column 7 lines 8-10 and column 7 lines 45-49, wherein figure 1 discloses I/O devices 118, 120 which are communicating with symmetric multi-processors (SMP) 102 via bridge 108 and conventional adapter and vice versa for the SMP to communicate with the I/O devices 118, 120. Further, bridge 108 maintains cache 109 coherency as cited in column 4 lines 63-67);

 \bigcirc

Application/Control Number: 09/671,065

Art Unit: 2189

responsive to a determination that the requested data is contained within a cached memory (see figure 1, cache 109), providing the requested data using the data in the cached memory (see figure 1, PCI to PCI bridge108, cache 109, figure 4 step 406 and 7 lines 6-10, wherein the PCI to PCI bridge determined whether cache 109 is valid or invalid).

As for claims 9, 21 and 28, Anderson teaches responsive to a determination that the requested data is not contained within the cached memory (see figure 1, I/O 118, 120, memory 110 and column 5 lines 1-7, wherein the I/O devices 118, 120 are transferring data to and from system memory 110).

storing the data received from the system memory in the cached memory (see figure 1, system memory containing 130-136 buffers and column 5 lines 22-33, wherein the data are transferred from buffers 130-136 of system memory to cache); and

providing at least a portion of the data received from the system memory to the requesting I/O adapter (see figure 1, I/O 118, 120, system memory 110 and column 5 lines 1-7, wherein I/O devices 118, 120 are transferring data to and from system memory 110).

As for claim 10, Anderson teaches a peripheral component interconnect to peripheral component interconnect bridge (see figure 1, I/O devices 118, 120, conventional adapter and column 5 lines 1-11, wherein I/O devices 118, 120 are connected to conventional adapter i.e. bridge), comprising:

an interface for sending and receiving data from a PCI to PCI bridge(see figure 1, PCI to PCI bridge108 and column 5 lines 1-12, wherein data communication are

Application/Control Number: 09/671,065

Art Unit: 2189

transferring between system memory 110 and I/O devices 118, 120 via PCI to PCI bridge108 and conventional adapter);

an interface for sending and receiving data from an input/output adapter (see figure 1, PCI to PCI bridge108 and column 5 lines 1-12, wherein data communication are transferring between system memory 110 and I/O devices 118, 120 via PCI to PCI bridge108 and conventional adapter);

buffers for storing data (see cache 109, system memory 110);

an interface for receiving signals from the PCI to PCI bridge indicating whether data in the buffers are stale (see figure 4, step 406 and column 7 lines 8-22, wherein the PCI to PCI bridge determines whether cache 109 is invalid i.e. stale); and

logic for clearing stale data from the buffers and retrieving fresh data from the PCI to PCI bridge(see column 4 lines 63-67 and column 5 lines 27-33, wherein one of the embodiment, Anderson teaches the PCI to PCI bridge maintains cache coherency across L1/L2 caches and cache 109 by clearing buffer memory in cache 109 to make room for new data).

As for claims 11-14, Anderson teaches an interface for receiving signals from the PCI to PCI bridge selecting one of a plurality of modes for handling stale data in the peripheral component interconnect to peripheral component interconnect bridge (see figure 4, step 406 and column 7 lines 8-22, wherein the PCI to PCI bridge determines whether cache 109 is invalid i.e. stale and see column 4 lines 63-67 and column 5 lines 27-33, wherein one of the embodiment, Anderson teaches the PCI to PCI bridge

Application/Control Number: 09/671,065

Art Unit: 2189

maintains cache coherency across L1/L2 caches and cache 109 by clearing buffer memory in cache 109 to make room for new data).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tim T. Vo whose telephone number is 703-308-5862. The examiner can normally be reached on 7:30-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on 703-305-4815. The fax phone numbers for the organization where this application or proceeding is assigned are 703-746-7239 for regular communications and 703-746-7238 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-2100.

Tim T. Vo Examiner

Art Unit 2189

T.V September 5, 2003